Inside the PIC64-HPSC: the SiFive powered RISC-V SoC that NASA intends to fly on every future mission | BonTech Labs

bontechlabs.com

Inside the PIC64-HPSC: the SiFive powered RISC-V SoC that NASA intends to fly on every future mission | BonTech Labs

bontechlabs.com

toothbrush@lemmy.blahaj.zone to

RISC-V@lemmy.mlEnglish · 4 months ago

That is the problem NASA set out to solve in 2022. The solution reached for was a 12-core RISC-V SoC built around processor IP from SiFive. The chip, now

You must log in or # to comment.

Chat

RISC-V@lemmy.ml

riscv@lemmy.ml

Create a post

You are not logged in. However you can subscribe from another Fediverse account, for example Lemmy or Mastodon. To do this, paste the following into the search field of your instance: [email protected]

RISC-V (pronounced “risk-five”) is a license-free, modular, extensible instruction set architecture (ISA).

riscv.org

Youtube | Twitter

Matrix space

Other RISC-V communities on Lemmy

Visibility: Public

This community can be federated to other instances and be posted/commented in by their users.

1 user / day
1 user / week
1 user / month
108 users / 6 months
29 local subscribers
1.22K subscribers
300 Posts
269 Comments
Modlog

mods:
testman@lemmy.ml